

UNCLASSIFIED

AD 261 996

*Reproduced
by the*

ARMED SERVICES TECHNICAL INFORMATION AGENCY
ARLINGTON HALL STATION
ARLINGTON 12, VIRGINIA



UNCLASSIFIED

NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

**Best
Available
Copy**

TR-935

DESIGN CRITERIA FOR STABILIZATION
OF TRANSISTOR GAIN WITH TEMPERATURE

George N. Kambouris

15 May 1961



DIAMOND ORDNANCE FUZE LABORATORIES
ORDNANCE CORPS • DEPARTMENT OF THE ARMY

WASHINGTON 25, D. C.

CATALOGED BY ASTIA
AS AD NO. 261996

ORDNANCE CORPS
DIAMOND ORDNANCE FUZE LABORATORIES
WASHINGTON 25, D. C.

Robert W. McEvoy, Lt Col
COMMANDING

W. S. Hinman, Jr.
TECHNICAL DIRECTOR

The Diamond Ordnance Fuze Laboratories is a research, development, and engineering installation under the jurisdiction of the Chief of Ordnance.

The Diamond Ordnance Fuze Laboratories was established by the Ordnance Corps, Department of the Army, on 27 September 1953. The nucleus for these Laboratories was the personnel and facilities of the Ordnance Divisions of the National Bureau of Standards.

Typical fields of activity at the Diamond Ordnance Fuze Laboratories include electronics, physics, mechanics, chemistry, and applied mathematics. Examples of topics under these activities are radiation and field studies, circuit devices, chemical problems, and special electron tube design. The programs include all phases from basic research to product design.

The mission of the Laboratories is to:

1. Conduct research and development in the various physical science and engineering fields directed toward meeting the military characteristics for fuzes and related items.
2. Provide consulting and liaison services as required in connection with the development, production, and use of items developed in the laboratories, or of related items.
3. Fabricate models and prototypes of items under development at the laboratories.
4. Perform developmental testing, including destructive testing of prototypes.
5. Serve as principal Nuclear Radiation Effects Research Group to investigate and determine susceptibility of Ordnance electronic materiel to nuclear weapons radiation environment, mechanisms of those effects, and ways and means of developing less susceptible materiel.
6. Maintain and operate for OCO a special library of technical and progress reports, prepared by Army, Navy, Air Force, and their contractors.
7. Perform the Industrial Engineering Support Mission for all proximity fuze items.
8. Administer the Department of the Army Regional Training Center for the District of Columbia, Virginia, and Maryland region.

DIAMOND ORDNANCE FUZE LABORATORIES
ORDNANCE CORPS WASHINGTON 25, D. C.

DA-5N06-01-010
OMS5530.11.56900
DOFL Proj. 90295


TR-935

15 May 1961

DESIGN CRITERIA FOR STABILIZATION OF TRANSISTOR GAIN WITH TEMPERATURE

George N. Kambouris

FOR THE COMMANDER:
APPROVED BY


P. J. Franklin
Chief, Laboratory 900



Qualified requesters may obtain copies of this report from ASTIA.

CONTENTS

	Page
ABSTRACT	5
1. INTRODUCTION	5
2. DEVELOPMENT	5
2.1 Terminal Characteristics	7
2.2 Voltage Gain	14
2.3 Special Cases	20
3. EXPERIMENTAL VERIFICATION	23
3.1 Method	23
3.2 Results	23
3.3 Discussion	23
4. CONCLUSIONS	28
5. ACKNOWLEDGMENT	28
6. REFERENCES	28
APPENDIX A	31

ABSTRACT

An equation has been developed for a generalized transistor amplifier network, expressing the relationship that must be maintained between circuit elements and the transistor small-signal parameters for minimum gain variations over wide temperature ranges. Employing a single-stage common-emitter amplifier with collector-to-base feedback and various degrees of mismatch relative to the design criteria, the relationship was checked from -50 to $+90^{\circ}\text{C}$ at 10, 100, and 500 kc. Results show that considerable improvement in gain stability can be obtained in going from the unmatched to matched condition, but with some reduction in the overall gain, the loss being dependent on the relative magnitude of the generator and transistor input impedances.

The normalized gain variations were reduced from a maximum of 18 db to less than 2 db over the temperature range.

1. INTRODUCTION

One of the more perplexing problems arising with the use of transistors as active elements in amplifier circuits is that of gain variations with temperature.

Although many theoretical studies have been made and equations developed by various investigators (ref 1, 2) that indicate the temperature dependence of the intrinsic parameters of a transistor and under what conditions improvements could be expected, this temperature dependence is inherent in the materials, physics, and design of the device and cannot be readily corrected without degrading other performance characteristics. Although considerable improvement in the gain stability of transistor amplifiers is obtained with various temperature-compensating techniques (ref 3-5) and devices (such as thermistors, temperature-sensitive diodes, and degenerative feedback), the need for additional improvement still exists. Hence, the recent work by Schmeltzer (ref 6), showing that additional gain stability can be obtained when a given relationship is maintained between circuit elements and the temperature-dependence small-signal parameters of the transistor, is of considerable interest. His work, unfortunately, was limited in scope to a common-emitter amplifier circuit using an emitter resistance as the degenerative feedback.

The present investigation was initiated to develop a more generalized design equation expressing the relationship that should be maintained between circuit elements and transistor parameters for minimum gain variations over wide temperature ranges and that would be valid for any network configuration.

2. DEVELOPMENT

A general single-stage amplifier network can be represented by the circuit shown in figure 1 where the matrix $[z]$ represents the active device in an unspecified configuration. From this general network, any




Figure 1. A generalized single-stage amplifier network.

specific amplifier circuit desired can be readily obtained by allowing the components Z_a , Z_f , Z_g , Z_r , Z_L to assume values from zero to infinity and the characteristic matrix $[z]$ to describe the transistor configuration of interest.

To simplify the development of the overall voltage gain (A_v), the variation of which is to be minimized with respect to temperature changes, the general network in figure 1 is subdivided into four subnetworks as indicated in figure 2. From the equations relating the currents and voltages of the subnetworks, the terminal characteristics of each can be obtained and, if properly combined, the overall terminal characteristics and voltage gain equation of the general network derived.

2.1 Terminal Characteristics

Starting with the individual subnetworks (A,B,C, and D), the characteristic equations describing the terminal behavior are:

Subnetwork A

$$i_1 = i_2 \quad (1)$$

$$v_1 = v_2 + Z_g i_2 \quad (2)$$

or in matrix form

$$\begin{bmatrix} v_1 \\ i_1 \end{bmatrix} = \begin{bmatrix} A_A \end{bmatrix} \begin{bmatrix} v_2 \\ i_2 \end{bmatrix} \quad (3)$$


where

$$\begin{bmatrix} A_A \end{bmatrix} = \begin{bmatrix} (1) & (+Z_g) \\ (0) & (1) \end{bmatrix} \quad (4)$$


Subnetwork B

$$i_1 = (Y_a + Y_f) v_1 - Y_f v_2 \quad (5)$$


$$i_2 = -Y_f v_1 + (Y_L + Y_f) v_2 \quad (6)$$




a. Subnetwork A



b. Subnetwork B



c. Subnetwork C



d. Subnetwork D

Figure 2. Subnetworks of the general network.

in matrix form

$$\begin{bmatrix} i_1 \\ i_2 \end{bmatrix} = \begin{bmatrix} Y_B \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} \quad (7)$$

where

$$\begin{bmatrix} Y_B \end{bmatrix} = \begin{bmatrix} (Y_a + Y_f) & (-Y_f) \\ (-Y_f) & (Y_L + Y_f) \end{bmatrix} \quad (8)$$

Subnetwork C

$$v_1 = z_{11} i_1 + z_{12} i_2 \quad (9)$$

$$v_2 = z_{21} i_1 + z_{22} i_2 \quad (10)$$

in matrix form

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = [z] \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} \quad (11)$$

where

$$[z] = \begin{bmatrix} (z_{11}) & (z_{12}) \\ (z_{21}) & (z_{22}) \end{bmatrix} \quad (12)$$

Subnetwork D

$$v_1 = v_2 \quad (13)$$

$$v_2 = Z_r i_1 + Z_r i_2 \quad (14)$$

in matrix form

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} Z_D \end{bmatrix} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} \quad (15)$$

where

$$\begin{bmatrix} Z_D \end{bmatrix} = \begin{bmatrix} (Z_r) & (Z_r) \\ (Z_r) & (Z_r) \end{bmatrix} \quad (16)$$

The subnetworks are now combined as shown in figure 3.

Beginning with the series combination shown in figure 3a it is apparent that

$$v_1 = v_1' + v_1'' \quad (17)$$

$$v_2 = v_2' + v_2'' \quad (18)$$

$$i_1 = i_1' = i_1'' \quad (19)$$

$$i_2 = i_2' = i_2'' \quad (20)$$

and if the indicated operations of equations (17) and (18) are complied with, the characteristic equations of subnetwork CD are obtained and can be expressed as

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} Z_{CD} \end{bmatrix} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} \quad (21)$$

where

$$\begin{bmatrix} Z_{CD} \end{bmatrix} = \begin{bmatrix} (z_{11} + Z_r) & (z_{12} + Z_r) \\ (z_{21} + Z_r) & (z_{22} + Z_r) \end{bmatrix} \quad (22)$$


Next, with the parallel combination of subnetworks B and CD (fig 3b), the following relationships exist.

$$i_1 = i_1' + i_1'' \quad (23)$$


$$i_2 = i_2' + i_2'' \quad (24)$$

$$v_1 = v_1' = v_1'' \quad (25)$$


$$v_2 = v_2' = v_2'' \quad (26)$$



a. Series combination of subnetworks C and D.



b. Parallel combination of subnetworks B and CD.



c. Cascade combination of subnetworks A and BCD.

Figure 3. Combination of subnetworks to form the generalized network.

From the operations indicated by equations (23) and (24), the terminal equations for subnetwork BCD are

$$\begin{bmatrix} i_1 \\ i_2 \end{bmatrix} = \begin{bmatrix} Y_{BCD} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \end{bmatrix} \quad (27)$$

where

$$\begin{bmatrix} Y_{BCD} \end{bmatrix} = \begin{bmatrix} (Y_a + Y_f + \frac{z_{22} + Z_r}{\Delta z + Z_r z_s}) & (-Y_f - \frac{z_{12} + Z_r}{\Delta z + Z_r z_s}) \\ (-Y_f - \frac{z_{21} + Z_r}{\Delta z + Z_r z_s}) & (Y_L + Y_f + \frac{z_{11} + Z_r}{\Delta z + Z_r z_s}) \end{bmatrix} \quad (28)$$

and

$$\Delta z = z_{11} z_{22} - z_{12} z_{21} \quad (29)$$

$$z_s = z_{11} + z_{22} - z_{12} - z_{21} \quad (30)$$

Finally, subnetworks A and BCD are now cascaded as shown in figure 3c where the characteristic equation for each subnetwork is expressed as

$$\begin{bmatrix} v_1 \\ i_1 \end{bmatrix} = \begin{bmatrix} A_A \end{bmatrix} \begin{bmatrix} v'_1 \\ i'_1 \end{bmatrix} \quad (31)$$

for subnetwork A, and

$$\begin{bmatrix} v'_2 \\ i'_2 \end{bmatrix} = \begin{bmatrix} A_{BCD} \end{bmatrix} \begin{bmatrix} v_2 \\ i_2 \end{bmatrix} \quad (32)$$

for subnetwork BCD. However, since

$$v'_1 = v'_2 \quad (33)$$

and

$$i'_1 = i'_2 \quad (34)$$

then

$$\begin{bmatrix} v_1 \\ i_1 \end{bmatrix} = \begin{bmatrix} A \\ A \end{bmatrix} \begin{bmatrix} v_1' \\ i_1' \end{bmatrix} = \begin{bmatrix} A \\ A \end{bmatrix} \begin{bmatrix} v_2' \\ i_2' \end{bmatrix} = \begin{bmatrix} A \\ A \end{bmatrix} \begin{bmatrix} A_{BCD} \end{bmatrix} \begin{bmatrix} v_2 \\ i_2 \end{bmatrix} \quad (35)$$

or

$$\begin{bmatrix} v_1 \\ i_1 \end{bmatrix} = \begin{bmatrix} A \\ A \end{bmatrix} \begin{bmatrix} v_2 \\ i_2 \end{bmatrix} \quad (36)$$

By proper transformation, equation (36) can be rewritten and expressed in the form

$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} Z \end{bmatrix} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} \quad (37)$$

where the elements of Z are the terminal characteristic impedances of the generalized network:

$$Z_{11} = Z_g + \frac{z_{11} + Z_r + (Y_L + Y_f)(\Delta z + Z_r z_s)}{K + K_1 z_s + Y_s \Delta z + Y_a z_{11} + Y_L z_{22}} \quad (38)$$

$$Z_{12} = \frac{z_{12} + Z_r + Y_f(\Delta z + Z_r z_s)}{K + K_1 z_s + Y_s \Delta z + Y_a z_{11} + Y_L z_{22}} \quad (39)$$

$$Z_{21} = \frac{z_{21} + Z_r + Y_f(\Delta z + Z_r z_s)}{K + K_1 z_s + Y_s \Delta z + Y_a z_{11} + Y_L z_{22}} \quad (40)$$

$$Z_{22} = \frac{z_{22} + Z_r + (Y_a + Y_f)(\Delta z + Z_r z_s)}{K + K_1 z_s + Y_s \Delta z + Y_a z_{11} + Y_L z_{22}} \quad (41)$$

and

$$K = 1 + Z_r (Y_a + Y_L) \quad (42)$$

$$K_1 = Y_s Z_r + Y_f \quad (43)$$

$$Y_s = Y_a Y_L + Y_a Y_f + Y_f Y_L \quad (44)$$

$$Z_s = Z_{11} + Z_{22} - Z_{12} - Z_{21} \quad (45)$$

$$\Delta Z = Z_{11} Z_{22} - Z_{12} Z_{21} \quad (46)$$

2.2 Voltage Gain

With the voltage gain of any system defined

$$A_v = \frac{v_{out}}{v_{in}} \quad (47a)$$

the overall gain of the generalized network can be expressed as

$$A_v = \frac{Z_{21}^i + Z_{22}^i}{Z_{11}^i + Z_{12}^i} \quad (47b)$$

By assuming that $i_2 = 0$ (fig 1), the gain expression reduces to

$$A_v = \frac{Z_{21}}{Z_{11}} \quad (48)$$

Substituting into the above relation, equations (38) and (40), the overall voltage gain is obtained as a function of the general network and active device terminal parameters

$$A_v = \frac{Z_{21} + Z_r + Y_f (\Delta Z + Z_r Z_s)}{k + k_1 \Delta Z + k_2 Z_s + k_3 Z_{11} + k_4 Z_{22}} \quad (49)$$

where

$$k = Z_g Z_r (Y_g + Y_a + Y_L + Y_r) \quad (50)$$

$$k_1 = Z_g (Y_a Y_L + Y_a Y_f + Y_f Y_L) + Y_L + Y_f \quad (51)$$

$$k_2 = Z_g Z_r (Y_a Y_L + Y_a Y_f + Y_f Y_L) + Z_g Y_f + Z_r Y_L + Z_r Y_f \quad (52)$$

$$k_3 = Y_a Z_g + 1 \quad (53)$$

$$k_4 = Y_L Z_g \quad (54)$$

Finally, in order to express the gain in terms of temperature dependent transistor equivalent circuit parameters, it is necessary to substitute for the black-box a specific transistor equivalent circuit. With common-emitter orientations predominating in amplifier circuits, further development will be confined to the common-emitter hybrid- π equivalent circuit (ref 8) shown in figure 4. To simplify the development for the terminal characteristics, in terms of the equivalent circuit parameters, the hybrid- π representation is generalized to that in figure 4b where

$$Z_1 = r_{bb'} \quad (55)$$

$$Z_2 = r_{b'e} \parallel C_{b'e} \quad (56)$$

$$Z_3 = r_{b'c} \parallel C_{b'c} \quad (57)$$

$$Z_4 = r_{ce} \parallel C_{ce} \quad (58)$$

Solving the loop equations


$$v_1 = (Z_1 + Z_2)i_1 + Z_2 i_3 \quad (59)$$

$$0 = (Z_2 + Z_3 + Z_4)i_3 + Z_2 i_1 - Z_4 i_2 + g_m r_{be} Z_4 \quad (60)$$


$$v_2 = Z_4 i_2 - g_m r_{be} Z_4 i_3 - Z_4 i_3 \quad (61)$$

for v_1 and v_2 as functions of i_1 and i_2 we get


$$\begin{bmatrix} v_1 \\ v_2 \end{bmatrix} = \begin{bmatrix} z \\ z \end{bmatrix} \begin{bmatrix} i_1 \\ i_2 \end{bmatrix} \quad (62)$$



a. Giacoletto hybrid- π equivalent circuit



b. Generalized hybrid- π network.



c. Simplified hybrid- π equivalent circuit for low frequencies.

Figure 4. Transistor equivalent circuits.

where

$$z_{11} = z_1 + \frac{z_2(z_3+z_4)}{z_2+z_3+z_4+z_2z_4g_m} \quad (63)$$

$$z_{12} = \frac{z_2z_4}{z_2+z_3+z_4+z_2z_4g_m} \quad (64)$$

$$z_{21} = \frac{z_2z_4(1-g_mz_3)}{z_2+z_3+z_4+z_2z_4g_m} \quad (65)$$

$$z_{22} = \frac{z_4(z_2+z_3)}{z_2+z_3+z_4+z_2z_4g_m} \quad (66)$$

If the upper frequency is now limited to that below which all reactive effects can be ignored and assuming that $r_{b'c} \gg r_{bb'}, r_{b'e}, r_{ce}$ (ref 9) the equivalent circuit will reduce to that in figure 4c and the terminal parameters, in terms of the equivalent circuit parameters, become

$$z_{11} = r_{bb'} + r_{b'e} \quad (67)$$

$$z_{12} = 0 \quad (68)$$

$$z_{21} = -r_{b'e} r_{ce} g_m \quad (69)$$

$$z_{22} = r_{ce} \quad (70)$$

Substituting the above terminal parameter equivalents into equation (49), the overall voltage-gain is

$$A_v = \frac{Z_r - r_{b'e} r_{ce} g_m + Y_f [r_{ce} (r_{bb'} + r_{b'e}) + Z_r (r_{bb'} + r_{b'e} + r_{ce} + r_{b'e} r_{ce} g_m)]}{k + (r_{bb'} + r_{b'e}) (k_1 r_{ce} + k_3) + k_4 r_{ce} + k_2 (r_{bb'} + r_{b'e} + r_{ce} + r_{b'e} r_{ce} g_m)} \quad (71)$$

Although the gain equation is now expressed as a function of all the circuit and hybrid parameters

$$A_v = f_1 (r_{bb'}, r_{b'e}, r_{ce}, g_m, Z_a, Z_f, Z_g, Z_r, Z_L) \quad (72)$$

it can be assumed that

$$\frac{d}{dT} (Z_a, Z_f, Z_g, Z_r, Z_L) = 0 \quad (73)$$

Hence, the voltage-gain variations due to temperature are determined by the temperature dependence of the parameters $r_{bb'}$, $r_{b'e}$, r_{ce} , and g_m and expressed as

$$\frac{dA_v}{dT} = \frac{\partial A_v}{\partial r_{bb'}} \frac{dr_{bb'}}{dT} + \frac{\partial A_v}{\partial r_{b'e}} \frac{dr_{b'e}}{dT} + \frac{\partial A_v}{\partial r_{ce}} \frac{dr_{ce}}{dT} + \frac{\partial A_v}{\partial g_m} \frac{dg_m}{dT} \quad (74)$$

If the temperature coefficient, the change in parameter per degree centigrade, is defined as

$$\theta_i = \frac{d}{dT} (\ln i) = \frac{1}{i} \frac{di}{dT} \quad (75)$$

or

$$\frac{di}{dT} = i \theta_i \quad (76)$$

then equation (74) can be rewritten

$$\frac{dA_v}{dT} = \frac{\partial A_v}{\partial r_{bb'}} (r_{bb'} \theta_b) + \frac{\partial A_v}{\partial r_{b'e}} (r_{b'e} \theta_e) + \frac{\partial A_v}{\partial r_{ce}} (r_{ce} \theta_c) + \frac{\partial A_v}{\partial g_m} (g_m \theta_m) \quad (77)$$

where

$$\theta_b = \frac{1}{r_{bb'}} \frac{dr_{bb'}}{dT} \quad (78)$$

$$\theta_e = \frac{1}{r_{b'e}} \frac{dr_{b'e}}{dT} \quad (79)$$

$$\theta_c = \frac{1}{r_{ce}} \frac{dr_{ce}}{dT} \quad (80)$$

$$\theta_M = \frac{1}{g_m} \frac{dg_m}{dT} \quad (81)$$

Optimizing for the condition of minimum or zero gain variation with respect to temperature,

$$\frac{dA_v}{dT} = 0 \quad (82)$$

leads to the expression

$$\frac{\partial A_v}{\partial r_{bb'}} (r_{bb'} \theta_b) + \frac{\partial A_v}{\partial r_{b'e}} (r_{b'e} \theta_e) + \frac{\partial A_v}{\partial r_{ce}} (r_{ce} \theta_c) + \frac{\partial A_v}{\partial g_m} (g_m \theta_m) = 0 \quad (83)$$

Performing the indicated operation, the design criteria which must be met for constant voltage gain with temperature (in terms of the network and transistor equivalent circuit parameters) for a generalized common-emitter single-stage amplifier are

$$\begin{aligned} g_m \left\{ (\theta_m + \theta_e) (C_1 + C_4 r_{ce}) + r_{bb'} (\theta_e - \theta_b) (C_3 + C_2 r_{ce}) \right. \\ \left. + \theta_c C_1 g_{b'e} r_{ce} + (r_{bb'} + r_{b'e}) (C_2 \theta_m r_{ce} + C_3 \theta_e) \right\} \\ + g_{b'e} \left\{ (C_5 + C_6 r_{ce} + C_7 g_{ce}) (\theta_b r_{bb'} + \theta_e r_{b'e}) \right. \\ \left. + \theta_c (r_{bb'} + r_{b'e}) (C_8 + C_9 r_{bb'} + C_9 r_{b'e}) + C_{10} \theta_c \right\} = 0 \quad (84) \end{aligned}$$

where

$$C_1 = - (1 + Z_r Y_L) (Z_g + Z_r + Z_g Z_r Y_a) \quad (85)$$

$$C_2 = - (Y_L + Y_f) (1 + Y_a Z_g + Y_f Z_g) \quad (86)$$

$$C_3 = - (1 + Z_r Y_L) (1 + Y_a Z_g + Y_f Z_g) \quad (87)$$

$$C_4 = - (Y_L + Y_f) (Z_g + Z_r + Z_g Z_r Y_a) \quad (88)$$

$$C_5 = Y_f Z_g (1 + Z_r Y_L) - Z_r (Y_L + Y_f) (1 + Z_g Y_a) \quad (89)$$

$$C_6 = Y_f Z_g (Y_L + Y_f) \quad (90)$$

$$C_7 = -Z_r (1 + Z_g Y_a) (1 + Z_r Y_L) \quad (91)$$

$$C_8 = Z_r (Y_f - Y_L) (1 - Z_g Y_a) + Y_f Z_g (1 - Z_r Y_L) \quad (92)$$

$$C_9 = Y_f (1 + Y_a Z_g + Y_f Z_g) \quad (93)$$

$$C_{10} = -Z_r Y_L (Z_g + Z_r + Z_g Z_r Y_a) \quad (94)$$

The generalized design criteria are now considered for three special cases where various combinations of Z_r , Z_g , Y_a , and Y_f are equal to zero.

2.3 Special Cases

Case I: $(Z_r, Y_a, Y_f = 0)$

$$(1 + Y_L r_{ce}) [Z_g (\theta_M + \theta_e) + r_{bb'} (\theta_e - \theta_b)] + Z_g r_{ce} g_{b'e} \theta_c + (r_{bb'} + r_{b'e}) (Y_L \theta_M r_{ce} + \theta_e) = 0 \quad (95)$$

Case II: $(Y_a, Y_f = 0)$

$$\begin{aligned} g_m \left\{ (\theta_M + \theta_e) (C_1' + C_4' r_{ce}) + r_{bb'} (\theta_e - \theta_b) (C_3' + C_2' r_{ce}) \right. \\ \left. + \theta_c g_{b'e} r_{ce} C_1' + (r_{bb'} + r_{b'e}) (C_2' \theta_M r_{ce} + C_3' \theta_e) \right\} \\ + g_{b'e} \left\{ (C_5' + C_7' g_{ce}) (\theta_b r_{bb'} + \theta_e r_{b'e}) + \theta_c C_5' (r_{bb'} + r_{b'e}) \right. \\ \left. + C_{10}' \right\} = 0 \quad (96) \end{aligned}$$

where

$$C'_1 = - (1 + Z_r Y_L) (Z_g + Z_r) \quad (97)$$

$$C'_2 = - Y_L \quad (98)$$

$$C'_3 = - (1 + Z_r Y_L) \quad (99)$$

$$C'_4 = - Y_L (Z_g + Z_r) \quad (100)$$

$$C'_5 = - Z_r Y_L \quad (101)$$

$$C'_7 = - Z_r (1 + Z_r Y_L) \quad (102)$$

$$C'_8 = - Z_r Y_L \quad (103)$$

$$C'_{10} = - Z_r Y_L (Z_g + Z_r) \quad (104)$$

Case III: $(Z_r = 0)$

$$\begin{aligned} & g_m \left\{ (\theta_M + \theta_e) (C''_1 + C''_4 r_{ce}) + r_{bb'} (\theta_e - \theta_b) (C''_3 + C''_2 r_{ce}) \right. \\ & \left. + \theta_c C''_1 g_{b'e} r_{ce} + (r_{bb'} + r_{b'e}) (C''_2 \theta_M r_{ce} + C''_3 \theta_e) \right\} \\ & + g_{b'e} \left\{ (C''_5 + C''_6 r_{ce}) (\theta_b r_{bb'} + \theta_e r_{b'e}) \right. \\ & \left. + \theta_c (r_{bb'} + r_{b'e}) (C''_9 r_{bb'} + C''_9 r_{b'e} + C''_8) \right\} = 0. \quad (105) \end{aligned}$$

where

$$C''_1 = -Z_g \quad (106)$$

$$C''_2 = - (Y_L + Y_f) (1 + Z_g Y_a + Z_g Y_f) \quad (107)$$

$$C''_3 = - (1 + Z_g Y_a + Z_g Y_f) \quad (108)$$

$$C_4'' = -Z_g(Y_L + Y_f) \quad (109)$$

$$C_5'' = Y_f Z_g \quad (110)$$

$$C_6'' = Y_f Z_g (Y_L + Y_f) \quad (111)$$

$$C_8'' = Y_f Z_g \quad (112)$$

$$C_9'' = Y_f(1 + Z_g + Y_a + Z_g Y_f) \quad (113)$$

By utilizing the temperature coefficients

$$\theta_b = 2.3/T \quad (114)$$

$$\theta_e = 3.2/T \quad (115)$$

$$\theta_M = -1/T \quad (116)$$

$$\theta_c = -0.5/T \quad (117)$$

which Eschelman has shown (ref 1) closely approximates the measured temperature variation of the equivalent circuit parameters for an alloy-junction-type transistor, along with the assumption that $r_{ce} > Z_L > r_{bb'}$, and $\theta_c \approx 0$, the special case design criteria are further reduced to:

Case I:

$$Z_g = \frac{r_{b'e}}{2.2} \quad (118)$$

Case II:

$$Z_g = \frac{r_{b'e}}{2.2} - Z_r \quad (119)$$

Case III:

$$Z_g = \frac{r_{b'e}}{2.2 + 3.2 \frac{g_{b'e} Y_f}{g_m} - r_{b'e}(Y_a + Y_f)} \quad (120)$$

3. EXPERIMENTAL VERIFICATION

To establish the validity of the developed design criteria, an experiment was performed to determine the voltage-gain stability over wide temperature ranges for various degrees of mismatch relative to the design criteria.

3.1 Method

Employing the monitoring techniques and environmental controls as indicated in figure 5, the voltage gain was measured for the transistorized amplifier circuit shown in figure 6 (special case III), from -50°C to 90°C and at frequencies of 10, 100, and 500 kc. Prior to any measurement of the voltage gain, a minimum of 30 min was allowed for temperature stabilization of the transistor junction once the desired environmental temperature had been reached.

To ascertain the effect of mismatch, Z_g was varied to discrete values of 200, 1000, and 488 ohms, the latter being determined from the design criteria equation (120) for the 2N384-type transistor as the test specimen (Appendix A).

To check independence of load, Z_L values of 2000 and 5000 ohms were used with a Z_g of 488 ohms.

3.2 Results

Figure 7 illustrates the average voltage-gain variations measured for ten 2N384 transistors as a function of temperature at a signal frequency of 100 kc for various values of Z_g and Z_L . The results obtained for the signal frequencies of 10 and 500 kc were almost identical with those in figure 7. The small differences could be attributed to experimental error in measurement, thereby validating the assumption made earlier that reactive effects could be neglected over the frequency band of 10 to 500 kc for this transistor.

It should be noted that the gain variations, shown in figure 7, have been normalized and hence are independent of system gain. The average voltage gain for each Z_g and Z_L combination, of the ten 2N384's measured, is shown in Figure 8.

3.3 Discussion

The apparent discrepancy that optimum stabilization was achieved with a Z_g value of 200 ohms instead of the calculated value of 488 ohms (fig. 7) possibly resulted from using the manufacturer's data-sheet values of $r_{bb'}$, $r_{b'e}$, and g_m instead of values actually measured




Figure 5. Environmental and monitoring systems.




Figure 6. Amplifier circuit used in gain stabilization study.




Figure 7. Averaged normalized voltage gain variations versus temperature.




Figure 8. Actual voltage gain versus temperature.

for each transistor, coupled with temperature coefficients not specifically evaluated for this transistor type. This could also explain the slight effect of load (Z_L) on the gain variation, since the load was varied with respect to a Z_g of 488 ohms, which would not have been the matched condition had accurately measured parameters and temperature coefficients for the 2N384 been used.

From the experimental results, it is clearly evident that considerable improvement in the stabilization of gain as a function of temperature can be obtained as the magnitude of Z_g approaches the value specified by the design criteria. However, for this improvement in gain stability some reduction in the overall gain of the system may result. The amount of gain reduction will be dependent upon the ratio of Z_g to the input impedance of the transistor (Z_{in}) as seen in figure 8. Generally, the smaller Z_g is with respect to Z_{in} , the higher the overall gain will be for a given input signal. This will necessitate a compromise value for Z_g in a multistage system, since Z_g will influence the effective load of the preceding stage.

4. CONCLUSIONS

Considerable improvement in gain stability over wide temperature ranges can be obtained with the utilization of the design relationship developed in this investigation. The degree of optimization depends upon the accuracy with which the parameters and temperature coefficients for a particular transistor have been determined, the simplifying approximations, and the amount of gain loss allowed.

5. ACKNOWLEDGMENT

Appreciation is expressed for the helpful discussion and suggestions of Dr. deFian and to Mr. E. Hirschmann, who checked the numerous equations.

6. REFERENCES

1. Eschelman, C. R., "Variation of Transistor Parameters with Temperature," Semiconductor Products, Jan/Feb 1958, pp 25-30.
2. Gartner, Wolfgang W., "Temperature Dependence of Junction Transistor Parameters," Proc of IRE, May 1957, pp 662-679.
3. Hunter, Lloyd P., "Handbook of Semiconductor Electronics," McGraw Hill Book Co., New York, New York 1956, pp 11-54.

4. Shea, Richard F., "Principles of Transistor Electronics," John Wiley and Sons, New York, New York, 1958, pp 160-182.

5. Hurley, Richard B., "Junction Transistor Electronics," John Wiley and Sons, New York, New York, 1958, pp 82-102.

6. Schmeltzer, R. A., "Stabilization of Transistor Gain over Wide Temperature Ranges," RCA Review - June 1958, pp 284-292.

7. Bigger, H. P., "Application of Matrices to Four Terminal Network Problems," Electronic Engineering, August 1951, pp 307-309.

8. Giaccolletto, L. J., "Study of P-N-P Alloy Junction Transistors from DC through Medium Frequencies," RCA Review, Vol XV, Number 4, Dec 1954, pp 506-562.

9. Hunter, Lloyd P. op cit 11-15.

APPENDIX A

Calculation of Z_g for special case III

Transistor Type - 2N384

Transistor parameter

$$r_{bb'} \approx 50 \text{ ohms}$$

$$r_{b'e} \approx 1040 \text{ ohms}$$

$$g_m \approx 50 \times 10^{-3} \text{ mhos}$$

$$f_{\alpha} \approx 100 \text{ mc/s}$$

Circuit parameters

$$Z_f = 27 \times 10^3 \text{ ohms}$$

$$Z_a = 33 \times 10^3 \text{ ohms}$$

$$Z_g = \frac{r_{b'e}}{2.2 + 3.2 \frac{Y_f g_{b'e}}{g_m} - r_{be} (Y_a + Y_f)} \quad (120)$$

$$Z_g = 488 \text{ ohms}$$

DISTRIBUTION

Department of the Army
Office of the Chief of Ordnance
The Pentagon, Washington 25, D. C.
Attn: ORDTN (Nuclear & Special Components Br)
Attn: ORDTU (GM Systems Br)
Attn: ORDTB (Research Br)

Commanding General
Aberdeen Proving Ground, Maryland
Attn: ORDBG-LM, Tech Library (Bldg 313) - 2 copies
Attn: Tech Library, Br No. 3, Bldg 400, D&P Services

Commanding Officer
Picatinny Arsenal
Dover, New Jersey
Attn: Feltman Research & Engineering Laboratories
Attn: FREL--Pyrotechnics Laboratory
Attn: ORDBB-D
Attn: Library

Commanding Officer
Chemical Warfare Laboratories
Army Chemical Center, Maryland
Attn: Librarian, Tech Library (Bldg 330)

Commanding Officer
U.S. Army Research Office, Durham
Box CM, Duke Station
Durham, North Carolina

Commanding General
Engineer Research & Development Laboratories
U.S. Army
Fort Belvoir, Virginia
Attn: Tech Documents Center

Commander
U.S. Naval Ordnance Laboratory
Corona, California
Attn: Documents Librarian

Department of the Navy
Bureau of Naval Weapons
Washington 25, D. C.
Attn: DLI-3, Tech Library

Commander
Naval Research Laboratory
Washington 25, D. C.
Attn: Tech Library

DISTRIBUTION (Continued)

Commander
U.S. Naval Ordnance Test Station
China Lake, California
Attn: Tech Library

Commander
Armed Services Technical Information Agency
Arlington Hall Station
Arlington 12, Virginia
Attn: TIPDR (10 copies)

National Bureau of Standards
Washington 25, D. C.
Attn: Library
Attn: Judson C French, 14.02
207 EL

Sandia Corporation
Sandia Base
Albuquerque, New Mexico
Attn: George Rogers

Office, Chief of Research & Development
Department of the Army
Missile and Space Division
Washington 25, D. C.
Attn: Capt. John McClary

INTERNAL DISTRIBUTION

Hinman, W. S., Jr./McEvoy, R. W.
Apstein, M./Gerwin, H. L./Guarino, P. A./Kalmus, H.P.
Fong, L. B. C./Schwank, C. C.
Hardin, C. D., Lab 100
Horton, B. M. Lab 200
Rotkin, I., Lab 300
Landis, P. E./Tucelnardi, T. E., Lab 400
Hatcher, R. D., Lab 500
Flyer, I. N., Lab 600
Campagna, J. H./Apolenis, C. J., Div 700
DeMasi, R., Div 800
Franklin, P. J./Horsey, E.F., Lab 900
Seaton, J. W./260
Tozzi, L. J., 210
Cronin, J. E., 210
Salisbury, Lloyd, 210

Internal Distribution (Cont'd)

Sommer, H., 250
Kohler, H. W., 400
Wilkins, P. E., 430
Hoff, R. S., 520
Liimatainen, T. M., 920
Williams, D., 920
Van Trump, J. H., 930
Young, R. T., 930
Dorrell, R. E., 930
Hirschmann, E., 930
Kambouris, G., 930 (8 copies)
Technical Reports Unit/800 - 3 copies
Technical Information Office, 010 (10 copies)
DOFL Library (5 copies)

(Two pages of abstract cards follow)

UNCLASSIFIED		UNCLASSIFIED	
AD	Accession No.	AD	Accession No.
Diamond Ordnance Fuze Laboratories, Washington 25, D. C.		Diamond Ordnance Fuze Laboratories, Washington 25, D. C.	
DESIGN CRITERIA FOR STABILIZATION OF TRANSISTOR GAIN WITH TEMPERATURE - George N. Kambouris		DESIGN CRITERIA FOR STABILIZATION OF TRANSISTOR GAIN WITH TEMPERATURE - George N. Kambouris	
TR-935, 15 May 1961, 19 pp text, 8 pp illus, DA-SN06-01-010 OMS5530.11.56900, DOFL Proj. 90295, UNCLASSIFIED Report.		TR-935, 15 May 1961, 19 pp text, 8 pp illus, DA-SN06-01-010 OMS5530.11.56900, DOFL Proj. 90295, UNCLASSIFIED Report.	
An equation has been developed for a generalized transistor amplifier network, expressing the relationship that must be maintained between circuit elements and the transistor small-signal parameters for minimum gain variations over wide temperature ranges. Employing a single-stage common-emitter amplifier with collector-to-base feedback and various degrees of mismatch relative to the design criteria, the relationship was checked from -50 to +90°C at 10, 100, and 500 kc. Results show that considerable improvement in gain stability can be obtained in going from the unmatched to matched condition, but with some reduction in the overall gain, the loss being dependent on the relative magnitude of the generator and transistor input impedances. The normalized gain variations were reduced from a maximum of 18 db to less than 2 db over the temperature range.	Transistors Transistor amplifiers	An equation has been developed for a generalized transistor amplifier network, expressing the relationship that must be maintained between circuit elements and the transistor small-signal parameters for minimum gain variations over wide temperature ranges. Employing a single-stage common-emitter amplifier with collector-to-base feedback and various degrees of mismatch relative to the design criteria, the relationship was checked from -50 to +90°C at 10, 100, and 500 kc. Results show that considerable improvement in gain stability can be obtained in going from the unmatched to matched condition, but with some reduction in the overall gain, the loss being dependent on the relative magnitude of the generator and transistor input impedances. The normalized gain variations were reduced from a maximum of 18 db to less than 2 db over the temperature range.	Transistors Transistor amplifiers
AD	Accession No.	AD	Accession No.
Diamond Ordnance Fuze Laboratories, Washington 25, D. C.		Diamond Ordnance Fuze Laboratories, Washington 25, D. C.	
DESIGN CRITERIA FOR STABILIZATION OF TRANSISTOR GAIN WITH TEMPERATURE - George N. Kambouris		DESIGN CRITERIA FOR STABILIZATION OF TRANSISTOR GAIN WITH TEMPERATURE - George N. Kambouris	
TR-935, 15 May 1961, 19 pp text, 8 pp illus, DA-SN06-01-010 OMS5530.11.56900, DOFL Proj. 90295, UNCLASSIFIED Report.		TR-935, 15 May 1961, 19 pp text, 8 pp illus, DA-SN06-01-010 OMS5530.11.56900, DOFL Proj. 90295, UNCLASSIFIED Report.	
An equation has been developed for a generalized transistor amplifier network, expressing the relationship that must be maintained between circuit elements and the transistor small-signal parameters for minimum gain variations over wide temperature ranges. Employing a single-stage common-emitter amplifier with collector-to-base feedback and various degrees of mismatch relative to the design criteria, the relationship was checked from -50 to +90°C at 10, 100, and 500 kc. Results show that considerable improvement in gain stability can be obtained in going from the unmatched to matched condition, but with some reduction in the overall gain, the loss being dependent on the relative magnitude of the generator and transistor input impedances. The normalized gain variations were reduced from a maximum of 18 db to less than 2 db over the temperature range.	Transistors Transistor amplifiers	An equation has been developed for a generalized transistor amplifier network, expressing the relationship that must be maintained between circuit elements and the transistor small-signal parameters for minimum gain variations over wide temperature ranges. Employing a single-stage common-emitter amplifier with collector-to-base feedback and various degrees of mismatch relative to the design criteria, the relationship was checked from -50 to +90°C at 10, 100, and 500 kc. Results show that considerable improvement in gain stability can be obtained in going from the unmatched to matched condition, but with some reduction in the overall gain, the loss being dependent on the relative magnitude of the generator and transistor input impedances. The normalized gain variations were reduced from a maximum of 18 db to less than 2 db over the temperature range.	Transistors Transistor amplifiers

REMOVAL OF EACH CARD WILL BE NOTED ON INSIDE BACK COVER, AND REMOVED CARDS WILL BE TREATED AS REQUIRED BY THEIR SECURITY CLASSIFICATION.

